

WHAT IS CLAIMED IS:

- 5 1. A data memory interface apparatus comprising:
 at least one interface for transmitting data and
receiving data at a first data rate;
 at least one memory interface for transmitting data to
and receiving data from at least one dual data rate memory at
10 a second data rate;
 at least one processing circuit for generating and
receiving at least one dual edged data strobe to transmit data
to and receive data from the at least one dual data rate
memory.
- 15 2. The apparatus of claim 1 wherein the at least one
interface uses a clock operating at the second data rate and
at least one phase reference signal to clock data into or out
of the at least one interface.
- 20 3. The apparatus of claim 2 wherein the at least one
phase reference signal is indicative of either rising edges or
falling edges of a clock operating at the first data rate.
- 25 4. The apparatus of claim 2 wherein the at least one
phase reference signal is distributed in a daisy chain to a
plurality of processing modules in the at least one processing
circuit.
- 30 5. The apparatus of claim 1 wherein the at least one
interface comprises at least one register for clocking data
into or out of the at least one interface according to a clock
operating at the second data rate.

6. The apparatus of claim 1 wherein the at least one
processing circuit comprises at least one delay lock loop for
5 delaying the at least one dual-edged data strobe.

7. The apparatus of claim 6 wherein the at least one
delay lock loop provides substantially equal delays for a 100
MHz dual-edged data strobe and a 133 MHz dual-edged data
10 strobe.

8. The apparatus of claim 1 wherein the at least one
processing circuit comprises at least one alternating
inverting buffer tree for generating the at least one dual-
15 edged data strobe.

9. The apparatus of claim 1 wherein the at least one
processing circuit generates data according to a first edge of
a clock operating at the second data rate and generates the at
20 least one dual-edged data strobe according to a second edge of
the clock that immediately follows the first edge.

10. The apparatus of claim 1 wherein the at least one
processing circuit selectively gates the at least one dual-
25 edged data strobe when receiving data from the at least one
dual data rate memory.

11. The apparatus of claim 10 wherein the at least one
dual-edged data strobe is gated off from at least a portion of
30 the at least one processing circuit when the at least one
dual-edged data strobe is in a high impedance state.

12. The apparatus of claim 1 wherein the at least one
processing circuit comprises a plurality of processing modules
35

for processing bytes of data transmitted to and received from
the at least one dual data rate memory.

5 13. The apparatus of claim 1 wherein the at least one
processing circuit comprises at least one data memory for
storing data received from the at least one dual data rate
memory.

10 14. The apparatus of claim 13 wherein the at least one
data memory comprises at least one FIFO.

15 15. The apparatus of claim 1 wherein the at least one
dual data rate memory comprises DDR SDRAM.

16. The apparatus of claim 1 wherein the at least one
interface comprises at least one buffer.

20 17. A method of interfacing to a data memory comprising:
transmitting data from and receiving data by at least one
interface at a first data rate;

transmitting data to and receiving data from at least one
dual data rate memory at a second data rate;

25 generating and receiving at least one dual edged data
strobe to transmit data to and receive data from the at least
one dual data rate memory.

30 18. The method of claim 17 comprising clocking data into
or out of the at least one interface using a clock operating
at the second data rate and at least one phase reference
signal.

19. The method of claim 1 wherein the at least one phase
reference signal is indicative of either the rising edges or
5 the falling edges of a clock operating at the first data rate.

20. The method of claim 18 wherein the at least one
phase reference signal is distributed in a daisy chain to a
plurality of processing modules.

10

21. The method of claim 17 comprising delaying the at
least one dual-edged data strobe by at least one delay lock
loop.

22. The method of claim 21 wherein the at least one
delay lock loop provides substantially equal delays for a 100
15 MHz dual-edged data strobe and a 133 MHz dual-edged data
strobe.

23. The method of claim 17 comprising generating the at
least one dual-edged data strobe by at least one alternating
inverting buffer tree.

24. The method of claim 17 comprising generating data
25 according to a first edge of a clock operating at the second
data rate and generating the at least one dual-edged data
strobe according to a second edge of the clock that
immediately follows the first edge.

25. The method of claim 17 comprising selectively gating
the at least one dual-edged data strobe when receiving data
from the at least one dual data rate memory.

35

26. The method of claim 25 wherein the at least one
dual-edged data strobe is gated off when the at least one
5 dual-edged data strobe is in a high impedance state.

27. A data memory interface apparatus comprising:
at least one interface for transmitting data to and
receiving data from the at least one data processor at a first
10 data rate using a clock signal operating at a second data rate
and a phase reference signal;
at least one memory interface for transmitting data to
and receiving data from at least one DDR SDRAM at a second
data rate according to at least one DQS signal;
15 at least one FIFO for storing data received from the at
least one DDR SDRAM; and
at least one processing circuit comprising:
at least one circuit for selectively gating at least
one DQS signal received from the at least one DDR SDRAM;
20 at least one delay lock loop for delaying at least
one DQS signal received from the at least one DDR SDRAM;
and
at least one alternating inverting buffer tree for
generating a plurality of DQS signals from the delayed at
25 least one DQS signal to clock data into the at least one
FIFO.

28. The apparatus of claim 27 wherein the at least one
phase reference signal is indicative of either rising edges or
30 falling edges of a clock operating at the first data rate.

29. The apparatus of claim 27 wherein the at least one
phase reference signal is distributed in a daisy chain to a

plurality of processing modules in the at least one processing circuit.

5 30. The apparatus of claim 27 wherein the at least one processing circuit generates data according to a first edge of a clock operating at the second data rate and generates the at least one DQS signal according to a second edge of the clock
10 that immediately follows the first edge.

31. The apparatus of claim 27 wherein the at least one DQS signal is gated off from at least a portion of the at least one processing circuit when the at least one dual-edged
15 data strobe is in a high impedance state.

32. The apparatus of claim 27 wherein the at least one processing circuit comprises a plurality of processing modules for processing bytes of data transmitted to and received from
20 the at least one DDR SDRAM.